This paper proposes a bidirectional dc-dc converter for residential micro-grid applications. The proposed converter can operate over an input voltage range that overlaps the output voltage range. This converter uses two snubber capacitors to reduce the switch turn-off losses, a dc-blocking capacitor to reduce the input/output filter size, and a 1:1 transformer to reduce core loss. The windings of the transformer are connected in parallel and in reverse-coupled configuration to suppress magnetic flux swing in the core. Zero-voltage turn-on of the switch is achieved by operating the converter in discontinuous conduction mode. The experimental converter was designed to operate at a switching frequency of 40-210 kHz, an input voltage of 48 V, an output voltage of 36-60 V, and an output power of 50-500 W. The power conversion efficiency for boost conversion to 60 V was ≥98.3% in the entire power range. The efficiency for buck conversion to 36 V was ≥98.4% in the entire power range. The output voltage ripple at full load was <3.59 V p.p for boost conversion (60 V) and 1.35 V p.p for buck conversion (36 V) with the reduced input/output filter. The experimental results indicate that the proposed converter is well-suited to smart-grid energy storage systems that require high efficiency, small size, and overlapping input and output voltage ranges.
Introduction
Distributed generation (DG) is the future of energy systems that provide system reliability and flexibility within local electric loads instead of centralized generation. DG mainly uses renewable energy sources, which provide irregular power depending on weather conditions. Therefore, to stabilize the power, DG (Figure 1 ) requires an energy storage system (ESS) consisting of a battery and a bidirectional converter (BDC) [1] [2] [3] [4] [5] . BDC is essential for the ESS because it needs to be able to charge the battery with the power supplied from DG and to transfer energy from the battery to the grid when the DG runs out of power.
The basic BDCs mainly use the combined half-bridge (CHB) and the cascade buck-boost (CBB) structures ( Figure 2 ). The CHB converter (Figure 2a ) has two power stages consisting of two half-bridge converters and a dc link capacitor C link that operates as an energy-transfer unit [6] [7] [8] . One power stage performs the buck operation and the other stage performs the boost operation. An additional half-bridge converter can be connected to the C link in order to use the converter as multiple inputs or outputs. The CBB converter [9] [10] [11] [12] [13] [14] (Figure 2b ) consists of one inductor and four switches. Figure 2a is reproduced with permission from Khan, M. A [8] ; Figure  2b is reproduced with permission from Waffler, S [11] .
In a similar way to CHB, the switches on the left leg are used for the buck operation and the switches on the right leg are used for the boost operation. The CBB converter can be implemented in a smaller size to the CHB converter because it uses only one inductor. These converters have simple structure and control method, but they have some drawbacks because the converter must be operated in discontinuous conduction mode (DCM) at full load for zero voltage turn-on. Further, 1) if the converter is operated at a fixed frequency, the inductor reverse current increases under light load conditions, increasing conduction losses; 2) the current ripple in the inductor causes core loss and increases output voltage ripple; and 3) the high-frequency operation of the converter is undesirable because the turn-off switching loss is significantly increased when the converter is not operating in DCM.
The converter of [15] used an inverse coupled 1:1 transformer and pulse-frequency modulation to solve the above problems. The converter consists of a 1:1 transformer, a dc-blocking capacitor Cb, a snubber capacitor Cs, and two switches SW1 and SW2 (Figure 3 ). The windings of the transformer are connected in a series-aiding configuration to minimize ripple of the magnetizing current iLm, which causes major core losses. Cs reduces the switching loss by lowering the turn-on and turn-off slopes of the switch voltages. The converter of [15] can improve the efficiency and operate at high switching frequency because the 1:1 transformer and Cs reduce the core loss and switching loss. Figure 2a is reproduced with permission from Khan, M. A [8] ; Figure  2b is reproduced with permission from Waffler, S [11] .
The converter of [15] used an inverse coupled 1:1 transformer and pulse-frequency modulation to solve the above problems. The converter consists of a 1:1 transformer, a dc-blocking capacitor Cb, a snubber capacitor Cs, and two switches SW1 and SW2 (Figure 3 ). The windings of the transformer are connected in a series-aiding configuration to minimize ripple of the magnetizing current iLm, which causes major core losses. Cs reduces the switching loss by lowering the turn-on and turn-off slopes of the switch voltages. The converter of [15] can improve the efficiency and operate at high switching frequency because the 1:1 transformer and Cs reduce the core loss and switching loss. Figure 2a is reproduced with permission from Khan, M. A [8] ; Figure 2b is reproduced with permission from Waffler, S [11] .
In a similar way to CHB, the switches on the left leg are used for the buck operation and the switches on the right leg are used for the boost operation. The CBB converter can be implemented in a smaller size to the CHB converter because it uses only one inductor. These converters have simple structure and control method, but they have some drawbacks because the converter must be operated in discontinuous conduction mode (DCM) at full load for zero voltage turn-on. Further, (1) if the converter is operated at a fixed frequency, the inductor reverse current increases under light load conditions, increasing conduction losses; (2) the current ripple in the inductor causes core loss and increases output voltage ripple; and (3) the high-frequency operation of the converter is undesirable because the turn-off switching loss is significantly increased when the converter is not operating in DCM.
The converter of [15] used an inverse coupled 1:1 transformer and pulse-frequency modulation to solve the above problems. The converter consists of a 1:1 transformer, a dc-blocking capacitor C b , a snubber capacitor C s , and two switches SW 1 and SW 2 (Figure 3 ). The windings of the transformer are connected in a series-aiding configuration to minimize ripple of the magnetizing current i Lm , which causes major core losses. C s reduces the switching loss by lowering the turn-on and turn-off slopes of the switch voltages. The converter of [15] can improve the efficiency and operate at high switching frequency because the 1:1 transformer and C s reduce the core loss and switching loss. However, despite these advantages, the converter of [15] is difficult to use in ESSs. The circuit of [15] assumes VH > VL-that is, that the direction of the buck conversion is from left to right and the direction of the boost conversion is from right to left. Therefore, this converter cannot be used when the input voltage range overlaps with the output voltage range. A typical PV-ESS system for home applications has been built using PV panels with an operating voltage range of 25-50 V [16] [17] [18] and batteries with an operating voltage range of 42-58.8 V [19] [20] [21] . For a given solar irradiation dose, the converter of the PV-ESS system adjusts the switching duty D to convert the PV voltage VPV = VIN to the battery charge voltage Vbat = VO. For the buck conversion, VPV decreases as D increases because the converter draws more current from the input filter capacitor CIN. The photovoltaic power PPV increases as VPV decreases until VPV reaches the maximum power point (MPP) voltage VMPP ( Figure 4 ); further reduction of VPV reduces PPV. MPP moves when the solar irradiation on the PV panel changes. For VMPP < Vbat < VOC, the range of the maximum power point tracking (MPPT) operation for the circuit of [15] is limited to Vbat < VPV < VOC (Figure 4a ). When 25 V < VPV < 50 V and 42 V < Vbat < 58.8 V (i.e., the general operation range of PV-ESS), the circuit of [15] has to use three series-connected PV panels and one battery for buck mode operation, or one PV panel and two-series connected batteries for boost mode operation. Serially connected batteries have a balancing problem. Separate MPPT control is not possible for serially connected PV panels, which means that optimum MPPT efficiency cannot be achieved. To improve the aforementioned drawbacks of the existing converters, this paper proposes a CBB BDC circuit structure that is suitable for use in ESS for distributed generation. The proposed CBB BDC ( Figure 5 ) uses the CBB BDC circuit in [10] as a basic structure, reduces the core loss by using a 1:1 transformer, decreases switching losses by using two small snubber capacitors Cs1 and Cs2, and reduces filter size by using a dc-blocking capacitor CB. Unlike the converter of [15] , the proposed converter can have a MPPT range of 0 < VPV < VOC, regardless of Vbat (Figure 4b ), because the proposed CBB BDC works well for both VIN > VO and VIN ≤ VO. Therefore, the proposed circuit is suitable for PV-ESS, which requires high efficiency in the condition of overlapping input and output range. The circuit is controlled using pulse-frequency modulation (PFM) combined with pulse-width modulation (PWM), the load variation is accommodated using PFM, and the voltage gain is adjusted using PWM. The circuit structure, principle of operation, and design considerations of the proposed Figure 3 . Circuit structure of the converter of [15] . Adapted from Choi, Y.G [15] .
However, despite these advantages, the converter of [15] is difficult to use in ESSs. The circuit of [15] assumes V H > V L -that is, that the direction of the buck conversion is from left to right and the direction of the boost conversion is from right to left. Therefore, this converter cannot be used when the input voltage range overlaps with the output voltage range. A typical PV-ESS system for home applications has been built using PV panels with an operating voltage range of 25-50 V [16] [17] [18] and batteries with an operating voltage range of 42-58.8 V [19] [20] [21] . For a given solar irradiation dose, the converter of the PV-ESS system adjusts the switching duty D to convert the PV voltage V PV = V IN to the battery charge voltage V bat = V O . For the buck conversion, V PV decreases as D increases because the converter draws more current from the input filter capacitor C IN . The photovoltaic power P PV increases as V PV decreases until V PV reaches the maximum power point (MPP) voltage V MPP (Figure 4 ); further reduction of V PV reduces P PV . MPP moves when the solar irradiation on the PV panel changes. For V MPP < V bat < V OC , the range of the maximum power point tracking (MPPT) operation for the circuit of [15] is limited to V bat < V PV < V OC (Figure 4a ). When 25 V < V PV < 50 V and 42 V < V bat < 58.8 V (i.e., the general operation range of PV-ESS), the circuit of [15] has to use three series-connected PV panels and one battery for buck mode operation, or one PV panel and two-series connected batteries for boost mode operation. Serially connected batteries have a balancing problem. Separate MPPT control is not possible for serially connected PV panels, which means that optimum MPPT efficiency cannot be achieved.
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Circuit Structure
The proposed CBB BDC ( Figure 5 ) is composed of a 1:1 transformer; three capacitors Cs1, Cs2, and CB; and four switches SW1-SW4. The transformer replaces the boost/buck inductor L in the conventional CBB BDC (Figure 2b ), and it is modeled with a 1:1 ideal transformer, a magnetizing inductance Lm, and two leakage inductances Lik that have the same value. To minimize ripple in the magnetizing current iLm, which causes major core losses, the windings of transformer are connected in parallel and in reverse-coupling configuration. In this configuration, iLm = 0 because the primary current ip of the 1:1 transformer equals the secondary current is. Cs1 and Cs2 reduce the switching loss; they charge/discharge during the switch dead-time periods that enable the switches to have zero voltage switching (ZVS) turn-on and turn-off. The switching loss is reduced significantly, so the switching frequency fs can be increased to reduce the conduction loss when load is light. CB reduces the filter size by providing a bypass path for the transformer current.
Reduction of Core Loss
When the windings of the 1:1 transformer are connected in parallel and in reverse coupling configuration [15] , the transformer satisfies the following equations:
These equations yield 0 = 
Proposed Cascade Buck-Boost Bidirectional DC-DC Converter
Circuit Structure
The proposed CBB BDC ( Figure 5 ) is composed of a 1:1 transformer; three capacitors C s1 , C s2 , and C B ; and four switches SW 1 -SW 4 . The transformer replaces the boost/buck inductor L in the conventional CBB BDC (Figure 2b ), and it is modeled with a 1:1 ideal transformer, a magnetizing inductance L m , and two leakage inductances L ik that have the same value. To minimize ripple in the magnetizing current i Lm , which causes major core losses, the windings of transformer are connected in parallel and in reverse-coupling configuration. In this configuration, i Lm = 0 because the primary current i p of the 1:1 transformer equals the secondary current i s . C s1 and C s2 reduce the switching loss; they charge/discharge during the switch dead-time periods that enable the switches to have zero voltage switching (ZVS) turn-on and turn-off. The switching loss is reduced significantly, so the switching frequency f s can be increased to reduce the conduction loss when load is light. C B reduces the filter size by providing a bypass path for the transformer current.
Reduction of Core Loss
These equations yield v T = 0. Thus, the transformer can be represented with an equivalent inductance L e = L lk /2 ( Figure 5 ). The Steinmetz equation [22] P c = a f c s B d ac V e is used to estimate the core loss P c , where a, c, and d are Steinmetz's constants, B ac is the ac ripple field in the core, and V e is the effective core volume. The inductor of the conventional CBB has B ac = µ 0 µ e N(I peak − I avr )/l e , where µ 0 is the vacuum permeability, µ e = (µ r l e )/(S a µ r + l e ) is the effective relative permeability, l e is the mean magnetic path length, S a is the air-gap length, I peak is the peak current, and I avr is the average current.
In the 1:1 transformer of the proposed circuit, the windings are connected in parallel and in reverse-coupling configuration, so there is no magnetic flux that passes only through the core. Each winding produces flux lines that pass through the window area of the core. Since the flux passes through a much longer air path, the 1:1 transformer has a much lower µ e than the inductor of the conventional CBB BDC. As discussed in Section 2.5, the experimental converter uses an inductor (or 1:1 transformer) of L e = 5.25 µH to operate at V a = 48 V, V b = 60 V, P b = 500 W and f S = 64 kHz. The inductor (or 1:1 transformer) was fabricated using the ETD 34 core from Magnetics Co., which has V e = 7.64 cm 3 , µ r = 3000, and a core-window length l w ≈ 7.5 mm. The core parameters resulted in l e ≈ 3.9 cm and µ e = 5 for the 1:1 transformer and l e ≈ 7.8 cm and µ e = 345 for the inductor, with an air gap S a = 0.2 mm. To obtain L e = 5.25 µH, the 1:1 transformer and inductor required N = 15 and 3, respectively. These core and winding parameters resulted in B ac = 0.002 T for the 1:1 transformer and B ac = 0.25 T for the inductor, and the Steinmetz equation yielded P c = 1 mW for the 1:1 transformer and P c = 5.2 W for the inductor. This result shows that even with a slight increase in the winding loss, the proposed converter can significantly reduce the core loss by storing most of the magnetic energy in the window area.
Principle of Operation
The proposed converter has four switching states (Table 1) depending on directions and modes of energy conversion. For given V a and V b , the switching state is the same for forward (V a → V b ) and backward (V b → V a ) conversions, so here the converter is analyzed for forward conversion only. To simplify analysis, f s = 1/T s is assumed to be constant, although the converter uses PFM to accommodate for load variation. Table 1 . Switching states of the proposed converter.
Conversion Direction Operating Mode
For boost forward-conversion, SW 1 remains ON and SW 2 remains OFF. All switching cycles consist of four sequential modes, each with theoretical waveforms ( Figure 6 ) and equivalent circuits ( Figure 7) .
Initially, v SW4 = 0 V, i SW4 < 0, and the body diode D 4 of SW 4 is turned on. The first mode (Mode 1, Figure 7 ) begins at t = t 0 by turning on SW 4 , and ends at t = t 1 by turning off SW 4 . The inductor current is given by
because
, and the current of the output filter capacitor
where i CB is the current of dc-blocking capacitor C B .
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The second mode (Mode 2, Figure 7 ) begins at t = t 1 by turning off SW 4 . During this mode, C s2 charges quickly from 0 V to V b through L e . Since
the time required to charge C s2 fully is
is required to prevent oscillation between L e and C s2 . Mode 2 ends at t = t 2 where the body diode D 3 of SW 3 turns on, so ZVS of SW 3 is possible.
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where the body diode D3 of SW3 turns on, so ZVS of SW3 is possible. The third mode (Mode 3, Figure 7 ) begins at t = t2 where D3 turns on, and SW3 turns on subsequently. Here,
(3)
Mode 3 ends at t = t3 by turning off SW3. The last mode (Mode 4, Figure 7 ) begins at t = t3. During this mode, Cs2 discharges quickly from Vb to 0 V by Le i . Since The third mode (Mode 3, Figure 7 ) begins at t = t 2 where D 3 turns on, and SW 3 turns on subsequently.
i CB and i b are calculated using
Mode 3 ends at t = t 3 by turning off SW 3 .
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The last mode (Mode 4, Figure 7 ) begins at t = t 3 . During this mode, C s2 discharges quickly from
t 4 − t 3 << 2π(C s2 L e ) 1/2 is required to prevent oscillation between L e and C s2 . Mode 4 ends at t = t 4 where D 4 turns on, so ZVS of SW 4 is possible. (1) and (3) as
which is the same as the voltage conversion ratio of the conventional boost converter.
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Buck Forward-Conversion (Va > Vb)
For buck forward-conversion, SW3 remains ON and SW4 remains OFF. Like the boost forwardconversion, all switching cycles consist of four sequential modes, each with theoretical waveforms (Figure 8 ) and equivalent circuits ( Figure 9 ). For each mode of operation, SW1 and SW2 for buck forward-conversion operate like SW4 and SW3 for boost forward-conversion, respectively.
Initially,
A, and the body-diode D1 of SW1 is turned on. The first mode (Mode 1, Figure 9 ) begins at t = t0 by turning on SW1, and ends at t = t1 by turning off SW1. 
Buck Forward-Conversion (V a > V b )
For buck forward-conversion, SW 3 remains ON and SW 4 remains OFF. Like the boost forward-conversion, all switching cycles consist of four sequential modes, each with theoretical waveforms (Figure 8 ) and equivalent circuits ( Figure 9 ). For each mode of operation, SW 1 and SW 2 for buck forward-conversion operate like SW 4 and SW 3 for boost forward-conversion, respectively. Initially, v SW1 = 0 V, v SW2 = V a , i SW1 > 0 A, and the body-diode D 1 of SW 1 is turned on. The first mode (Mode 1, Figure 9 ) begins at t = t 0 by turning on SW 1 , and ends at t = t 1 by turning off SW 1 
Since
and
The second mode (Mode 2, Figure 9 ) begins at t = t 1 by turning off SW 1 . During this mode, C s1 discharges quickly from the input voltage V a to 0 V through L e . Since
the time required to charge C s1 fully is
Mode 2 ends at t = t 2 where v SW2 = 0 V and the body diode D 2 of SW 2 turns on, so ZVS of SW 2 is possible.
The second mode (Mode 2, Figure 9 ) begins at t = t1 by turning off SW1. During this mode, Cs1 discharges quickly from the input voltage Va to 0 V through Le. Since
the time required to charge Cs1 fully is
V and the body diode D2 of SW2 turns on, so ZVS of SW2 is possible. The third mode (Mode 3, Figure 9 ) begins at t = t2 by turning on SW2. During this mode The third mode (Mode 3, Figure 9 ) begins at t = t 2 by turning on SW 2 . During this mode
Mode 3 ends at t = t 3 by turning off SW 2 .
The last mode (Mode 4, Figure 9 ) begins at t = t 3 . During this mode, v SW2 = 0 V at t = t 3 and i Le < 0 A. C s1 charges quickly from 0 V to V a by i Le . Since
Mode 4 ends at t = t 4 where D 1 turns on, so ZVS of SW 1 is possible. (9) and (12) as:
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Mode 3 ends at t = t3 by turning off SW2.
The last mode (Mode 4, Figure 9 ) begins at t = t3. During this mode,
Ts, the voltage conversion ratio Vb/Va is obtained using (9) and (12) as: 
Output Voltage Ripple
The output voltage ripple ΔVb for the boost forward-conversion is given by 
The output voltage ripple ∆V b for the boost forward-conversion is given by
where t a is the time at which i b = I b . Using (1), (3), (5) and i Cb = i b − I b , i Cb during Mode 3 is calculated as:
so
∆V b is obtained using (16)- (18) as
For the buck forward-conversion, i Cb for t 0 ≤ t ≤ t 2 is obtained using (9), (11), and i Cb = i b -I b as:
and i Cb for t 2 ≤ t < t 4 is obtained using (12), (14) , and
In Figure 9 , i Cb (t) = 0 at t = t b and t c . t b is calculated using (20) as:
and t c is calculated using (15) and (21) as
Thus, Equations (20)-(23) yield
The proposed converter has C b = C a so that it has the same output voltage ripple for both the forward and backward conversions. The ∆V b vs. C b (Figure 10 The proposed converter has Cb = Ca so that it has the same output voltage ripple for both the forward and backward conversions. The ΔVb vs. Cb (Figure 10 ) for forward conversion are calculated using a circuit simulator at Va = 48 V, Vb = 60 V, D = 0.2, fs = 64 kHz, Le = L = 5.25 μH, 10 μF ≤ CB ≤ 30 μF, and Pb = 500 W. The proposed converter has ΔVb = 2.44% at CB = 30 μF, Ca = Cb = 10 μF, but the conventional CBB (Figure 2b) has the same ΔVb at Ca = Cb = 40 μF. Capacitors Ca, Cb, and CB act as input/output filters, so the proposed converter can have a smaller filter than the conventional CBB. 
Design Considerations
For boost forward-conversion, the condition i Le (t 0 ) < 0 is required to turn on D 4 (i.e., to turn on SW 4 under a ZVS condition). i Le (t 0 ) is calculated using (1) and (3) as
For buck forward-conversion, the condition i Le (t 0 ) < 0 and Equations (9) and (12) yields The 1:1 transformer was fabricated using an ETD 34 ferrite core from Magnetics Co. (Table 2) , which has a window width W w = 2.6 cm, an air-gap length S a = 0.1 mm, a mean-length-per-turn MLT = 5.8 cm, and a space S = 1.7 cm between adjacent windings. L e for a turns-number N = 15 is calculated as [15] :
where µ 0 is the vacuum permeability and µ a = 1 is the relative permeability of the air gap; the actual transformer for experiments had L e = 5.25 µH.
The C B conditions for the allowed output voltage ripple ∆V b are calculated using (19) and (24) as:
for boost forward-conversion, and
for buck forward-conversion. Allowing ∆V b < 0.1V b , these conditions yield C B + C b ≥ 37.2 µF for L e = 5.25 µH under the aforementioned operating conditions. The experimental converter had C B = C b = 20 µF. 
reduce the turn-off switching loss. Using (1), (3), (8) , and i Le (t 3 ) ≈ I a − V a DT s /2L e , these requirements are represented as a design constraint for C s2 :
During Mode 4 of buck forward-conversion, C s1 charges by i Le and the time t c required to charge C s1 from 0 V to V a is t c =|C s1 V a /i Le |. Using (9), (12), (15) , and i Le (
The switches for the experiment (IPP200N15N3 nMOSFET, Infineon) had t f = 6 ns and t d,off = 23 ns. The design constraints (27) 
Digital Controller
The control circuit ( Figure 11 ) was implemented on a digital signal processor (DSP, TMS320F28335, Texas Instruments). The circuit controls the direction of energy transfer: Forward (Flag_ConStart = 1, The PFM controller calculates the switching period Ts[n] = Ts,min + K|Ia|/Ia,max (where K is a constant, Ts,min is the lowest switching period, and Ia,max is the highest value of Ia), then resets the 16-bit counter when the counter output Tc(j) = Ts[n]. The converter must operate at 110 kHz ≤ fs ≤ 330 kHz, so the range of Ts[n] was determined as 454 ≤ Ts[n] ≤ 1363 for the clock frequency of the counter fclk = 150 MHz. As the ratio Vb/Va increases, fs that ensures ZVS under full load decreases for the buck conversion but increases for the boost conversion. Therefore, The PFM controller calculates the switching period T s [n] = T s,min + K|I a |/I a,max (where K is a constant, T s,min is the lowest switching period, and I a,max is the highest value of I a ), then resets the 16-bit counter when the counter output T c (j) = T s [n]. The converter must operate at 110 kHz ≤ f s ≤ 330 kHz, so the range of T s [n] was determined as 454 ≤ T s [n] ≤ 1363 for the clock frequency of the counter f clk = 150 MHz. As the ratio V b /V a increases, f s that ensures ZVS under full load decreases for the buck conversion but increases for the boost conversion. Therefore,
for buck conversion and
for boost conversion, where β is a constant to adjust the slope of the frequency change (D min = 0.15, D max = 0.85, and β = 1 for buck-or boost-mode control). When V b /V a is close to 1, the dead time prevents the converter from regulating the output voltage properly by using only buck-mode or boost-mode control. This problem was solved using a buckand boost-mode alternating control either when D for buck mode conversion (D buck ) becomes >0.85, or when D for boost mode conversion (D boost ) becomes <0.15; the converter assumes V a = 48 V, so it uses this buck-boost mode control for 40.8 V ≤ V b ≤ 56.5 V. Under the buck-boost mode control, the volt-second balance for two switching periods yields
The ripple current of i Le for the buck-boost control increases as D boost increases or as D buck decreases. 
Experimental Results
The proposed CBB BDC (Figure 12a ) was fabricated using the chosen parameters (Table 3 ). It was designed to operate at V a = 48 V, 0.15 ≤ D ≤ 0.85, 36 V ≤ V b ≤ 60 V, 40 kHz ≤ f s ≤ 210 kHz, 1.04 A ≤ I a ≤ 10.4 A and 0.83 A ≤ I b ≤ 13.9 A. The PI coefficients of the controller were optimized to k p = 0.02 and k i = 0.2. The sampling frequency for analog signals was 20 kHz, and the analog-to-digital converter had 12-bit resolution. When P b increased from 50 to 500 W, f s decreased from 210 to 40 kHz during buck conversion and from 201 to 64 kHz during boost conversion. The dead time for switch control was 110 ns. The switching devices were the IPP200N15N3 power MOSFETs (Infineon). When Vb/Va is close to 1, the dead time prevents the converter from regulating the output voltage properly by using only buck-mode or boost-mode control. This problem was solved using a buckand boost-mode alternating control either when D for buck mode conversion (Dbuck) becomes >0.85, or when D for boost mode conversion (Dboost) becomes <0.15; the converter assumes Va = 48 V, so it uses this buck-boost mode control for 40.8 V ≤ Vb ≤ 56.5 V. Under the buck-boost mode control, the volt-second balance for two switching periods yields 
The proposed CBB BDC (Figure 12a ) was fabricated using the chosen parameters (Table 3) . It was designed to operate at Va = 48 V, 0.15 ≤ D ≤ 0.85, 36 V ≤ Vb ≤ 60 V, 40 kHz ≤ fs ≤ 210 kHz, 1.04 A ≤ Ia ≤ 10.4 A and 0.83 A ≤ Ib ≤ 13.9 A. The PI coefficients of the controller were optimized to kp = 0.02 and ki = 0.2. The sampling frequency for analog signals was 20 kHz, and the analog-to-digital converter had 12-bit resolution. When Pb increased from 50 to 500 W, fs decreased from 210 to 40 kHz during buck conversion and from 201 to 64 kHz during boost conversion. The dead time for switch control was 110 ns. The switching devices were the IPP200N15N3 power MOSFETs (Infineon). Ca, Cb 20 μF
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Conclusions
The circuit structure of a bidirectional converter for a residential energy storage system is proposed. The proposed converter could operate at maximum power point regardless of VPV and Vbat because it works well for both VIN > VO and VIN ≤ VO. In addition, this converter increased the power conversion efficiency ηe by using two snubber capacitors to reduce switching loss, and by using a 1:1 transformer with windings connected in parallel and in inverse-coupling configuration to reduce core loss. Ripples of output current and voltage were reduced by modulating the switching frequency, and by placing a blocking capacitor between input and output to reduce the filter size. The conventional CBB BDC could not operate at Pb > 350 W due to core saturation, but the proposed converter operated normally up to Pb = 500 W. The efficiency was ≥98.3% for 50 W ≤ Pb ≤ 500 W, which is up to 2.5% higher than that of the conventional CBB BDC. These results show that the proposed The costs of the conventional and proposed CBB BDCs were calculated using the prices on the websites of [23] and [24] (Table 5 ), assuming that both BDCs use the same switches and ferrite core and have the same input/output voltage ripples. Compared to the conventional converter, the proposed CBB BDC costs $1.93 more because C B , C s1 , C s2 and transformer windings are additionally required. However, the proposed CBB BDC can save $14.44 in cost by using small filter capacitors. Therefore, the proposed CBB BDC is $5.29 cheaper than the conventional one. 
The circuit structure of a bidirectional converter for a residential energy storage system is proposed. The proposed converter could operate at maximum power point regardless of V PV and V bat because it works well for both V IN > V O and V IN ≤ V O . In addition, this converter increased the power conversion efficiency η e by using two snubber capacitors to reduce switching loss, and by using a 1:1 transformer with windings connected in parallel and in inverse-coupling configuration to reduce core loss. Ripples of output current and voltage were reduced by modulating the switching frequency, and by placing a blocking capacitor between input and output to reduce the filter size. The conventional CBB BDC could not operate at P b > 350 W due to core saturation, but the proposed converter operated normally up to P b = 500 W. The efficiency was ≥98.3% for 50 W ≤ P b ≤ 500 W, which is up to 2.5% higher than that of the conventional CBB BDC. These results show that the proposed converter is suitable for residential energy storage systems that require high η e in the condition of overlapping input and output range.
